Insights into Phase Noise Scaling in Switch-Coupled Multi-Core LC

VCOs for E-Band Adaptive Modulation Links

Lorenzo Iotti¹, IEEE member, Andrea Mazzanti, IEEE senior member, Francesco Svelto, IEEE

fellow

Università degli Studi di Pavia, Pavia, Italy

¹ Now with University of California Berkeley, Berkeley, USA

ABSTRACT

High-capacity wireless links at mm-Wayes are candidate for backhaul infrastructure to small-cell mobile networks. However, the use of high-order modulation schemes sets challenging phase-noise specifications for integrated frequency synthesizers. Moreover, the use of adaptive modulation suggests local oscillators exploiting noise scaling, up to several dB depending on channel conditions. In this paper, multi-core switch-coupled LC VCOs are proposed to achieve ultra-low phase noise and scalable noise performance according to system requirements in a power-efficient way. A theoretical model investigating the effect of LC core component mismatches shows very good agreement with experiments. Design insights are provided, key in order to take effective advantage from the proposed low noise technique. A quad-core ~20GHz oscillator prototype, followed by a frequency quadrupler, has been realized in 55nm BiCMOS technology. Measured performances are ~70-to-81GHz frequency range with -106.5dBc/Hz minimum phase noise at 1MHz offset from an 80GHz carrier with 50mW power consumption and 1.2V supply. To authors' knowledge, this is the lowest phase noise measured in the E-Band using integrated technologies and CMOScompatible supplies. When noise requirements are relaxed, auxiliary cores are turned off rising phase noise by 6 dB but with power consumption reduced down to 18 mW only.

Keywords	VCO, multi-core, coupled or scaling, mm-waves, E-Band	oscillators, switch-coupled, phase noise l, backhaul, BiCMOS			
Corresponding Author:	Lorenzo Iotti Berkeley Wireless Research Center Department of Electrical Engineering and Computer Sciences University of California, Berkeley 2108 Allston Way suite 200, 94704 Berkeley (CA), USA E-mail: lorenzo.iotti@berkeley.edu				
Co-Authors emails:	Andrea Mazzanti Francesco Svelto	andrea.mazzanti@unipv.it francesco.svelto@unipv.it			

I-INTRODUCTION

The ever increasing mobile data traffic, expected to grow by >8x from 2015 to 2020 [1], is driving continuous innovation in wireless communications, and next-generation mobile networks (i.e. 5G and beyond) are expected to provide several Gbps user data rate [2]. To increase the channel capacity beyond the levels offered by LTE, industry and academia are investigating several techniques such as beamforming, multiple-input-multiple-output (MIMO) communications, cell coverage area reduction and mm-Wave wireless links [2], [3]. All these techniques require a drastic increase in the base-transceiver-station (BTS) density, leading to small-cell or pico-cell networks to leverage spatial diversity and compensate propagation losses at mm-Waves. While small-cell backhaul infrastructures using wired optical links are expensive and difficult to implement, especially in urban environments, high-capacity point-to-point (PtP) mm-Wave links are currently being investigated to provide a cheap and flexible wireless backhaul to small-cell networks [2], [4]. In the E-band in particular, 71-76GHz and 81-86GHz frequency ranges have been allocated by both FCC and ECC as light-licensed bands for PtP wireless links. E-Band PtP channels provide Gbps, km-range wireless communication, suitable for small-cell backhaul infrastructure [2], [5]. Small-cell transceivers have to be more compact, cheap and energy-efficient compared to the traditional BTS counterpart. This motivates a shift towards high-volume CMOS and BiCMOS technologies, and the use of low-power design techniques [2].

In this paper, we address the design of BiCMOS integrated circuits for frequency synthesis in E-Band backhaul transceivers. Currently proposed microwave and mm-Wave PtP links employ adaptive-modulation standards so as to change the modulation order according to channel quality [6], [7]. In high SNR conditions, spectrally-efficient modulations like 64 QAM and beyond are employed. Instead, if the received SNR is poor (e.g. during heavy rain outage), simpler modulations such as QPSK are used. The modulation order sets phase noise requirements for the Local Oscillator (LO). Indeed, integrated LO phase noise has a significant impact on Error Vector Magnitude (EVM) degradation [8]. Since high-order modulations mandate lower EVM, they also demand a more stringent phase noise specification.

VCOs operating above 20 GHz suffer from severe phase noise degradations due to the poor quality factor of integrated capacitors at mm-Wave [9], [10]. Therefore, the proposed VCO produces a ~20 GHz tone, and it is followed by a frequency quadrupler generating the E-Band reference, as shown in Fig. 1. In order to efficiently scale noise and power according to modulation order, we propose the multi-core VCO shown in Fig. 2 [11]. Four oscillators are connected together through switches and selectively turned on and off according to the required phase noise performance. When all the cores are oscillating, phase noise is reduced by 6 dB, compared to a single oscillator, meeting the low-noise performance dictated by 64QAM. Auxiliary cores are turned off when simpler modulations are employed in order to save power.

Results achieved in this work are particularly relevant if we consider that ultra-low-phase-noise integrated mm-Wave VCOs presented so far are mostly based on SiGe Colpitts oscillators, and exploit the relatively high supply voltage (i.e. >3V) of SiGe bipolar devices to maximize the oscillation swing and minimize phase noise [12]–[14]. Instead, the proposed design achieves similar phase noise levels while adopting a CMOS-compatible supply voltage and furthermore allows power-efficient noise scaling.

The paper is organized as follows. In section II, a system-level analysis for E-Band PtP links is described, leading to phase noise specifications for the VCO. In section III, the idea behind the multi-core VCO and performance limits due to component mismatches are discussed in details. In section IV, circuit design details are outlined. An improved VCO core design with respect to [11] is presented. In section V, measurement results on BiCMOS 55nm prototypes are shown. Finally, section VI draws conclusions.

II – System-Level Analysis

In even-order M-QAM modulations, the Bit-Error Rate (BER) is linked to the Signal-to-Noise Ratio at the detector (SNR_{DET}) by the formula [15]

$$BER \approx \frac{1}{\log_2 M} 4 \left(1 - \frac{1}{\sqrt{M}} \right) Q \left(\sqrt{\frac{3}{M - 1} SNR_{DET}} \right)$$
(1)

where Q is the well-known Q-function. BER curves for QPSK, 16QAM, and 64QAM are plotted in Fig. 3. It can be noticed that if M is multiplied by four the SNR has to increase by ~6 dB to achieve the same error probability. For example, assuming BER=10⁻⁶, the minimum SNR_{DET} requirement is approximately 13.6 dB for OPSK, 20.4 dB for 16OAM and 26.6 dB for 64OAM. As shown in Fig. 4, assuming an ideal mixer and a noisy Local Oscillator (LO), the LO integrated phase noise can be approximated as an uncorrelated noise process which degrades the received signal SNR according to the equation in the figure [16]. The SNR degradation resulting from the mixing process can be calculated as a function of SNR_{LO}/SNR_{DET} , where $SNR_{LO} =$ $\left[2\int_{0}^{BW_{CH}/2}L(f)df\right]^{-1}$, and BW_{CH} = 250 MHz is the channel bandwidth [7]. As plotted in Fig. 4, to guarantee negligible noise degradation (i.e. < 0.5 dB) SNR_{LO} has to be at least 10dB higher than SNR_{DET}. At given BER, high-order modulations set a more challenging requirement for SNR_{LO}. To derive VCO phase noise requirements from SNR_{LO} , two main aspects have to be considered. The first is the bandwidth of the PLL, which is assumed to be realized through an analog II-order loop. The second is the bandwidth of the carrier phase estimator, included in the baseband digital front-end. In PtP transceivers, this function is usually performed by a data-aided II-order tracking loop. The loop evaluates the phase error of the received constellation and counter-rotates the baseband data stream through a digital phase shifter. Therefore, it acts as an additional PLL which high-pass filters the LO phase noise using the received data as a phase reference [17]. A wideband tracking loop is desirable to filter out most of the synthesizer phase noise. However, the tracking loop bandwidth BW_{TL} is limited by two main issues. First, for proper operation, BW_{TL} has to be <<BW_{CH}. Also, if the bandwidth is too high, a considerable amount of the AWGN channel noise is converted into phase noise, leading to an overall noise penalty [17].

In our case, $BW_{TL} \approx 750 \ kHz$ was chosen as a suitable value according to system-level simulations. Since the VCO phase noise is filtered by the tracking loop up to BW_{TL} , a narrowband PLL (i.e. $BW_{PLL} < 100 \ kHz$) can be employed, reducing the in-band noise contribution of loop components and crystal reference, that become significant at mm-Waves [18].

As a result, SNR_{LO}/SNR_{DET} is plotted in Fig. 5 versus VCO phase noise at 1MHz offset from an 80GHz carrier, assuming SNR_{DET} equal to the minimum SNR requirement for BER=10⁻⁶ with the corresponding modulation. VCO 1/f³ noise is not considered in the simulation since, as long as the flicker corner is below or close to BW_{TL} , it has a negligible impact on SNR_{LO} . To keep SNR_{LO}/SNR_{DET} above 10 dB, the VCO has to achieve around -102dBc/Hz phase noise for 64QAM and -90dBc/Hz for QPSK. The phase-noise specification for 64QAM is challenging for mm-Wave CMOS synthesizers, and requires to burn a significant fraction of the transceiver power in LO generation. Conversely, a synthesizer meeting 64QAM specifications would be widely overdesigned when lower-order modulations are employed. Trading LO noise and power in an efficient way according to the modulation order is therefore key.

III - PHASE-NOISE-SCALABLE MULTI-CORE VCO

A) **PRINCIPLE OF OPERATION**

Phase noise L(f) in an LC-tank oscillator in the $1/f^2$ region can be described with good approximation by [19]–[21]

$$L(f) = 10 \log \left[(1+F) \frac{4kTR_T}{A_0^2} \left(\frac{f_0}{2Qf} \right)^2 \right]$$
(2)

where *f* is the frequency offset from the carrier, f_0 is the oscillation frequency, *k* is Boltzmann's constant, *T* is the absolute temperature, *Q* is the tank's quality factor, A_0 is the differential oscillation swing, R_T is the tank's parallel resistance. Neglecting noise from biasing circuits, *F* is

6

equal to the noise coefficient γ of active devices, under reasonable assumptions [21]. Eq. (2) may be rewritten replacing $A_0 = R_T I_{\omega 0}$, where $I_{\omega 0}$ is the fundamental-harmonic component of the tank current, and expressing $I_{\omega 0} = \eta_I I_{DC}$ (where I_{DC} is the DC current drawn by the oscillator and η_I is a current-efficiency coefficient which depends on the oscillator topology [22]) :

$$L(f) = 10 \log \left[(1+F) \frac{4kT}{R_T \eta_I^2 I_{DC}^2} \left(\frac{f_0}{2Qf} \right)^2 \right]$$
(3)

The oscillator's figure of merit $FoM = L(f) \frac{P_{DC}}{1mW} \left(\frac{f}{f_0}\right)^2$, where P_{DC} is the power consumption [23], achieves a minimum when I_{DC} is chosen such that the oscillation swing reaches the saturation level [24]. For example, if current consumption is halved, the FoM is degraded by 3 dB.

Noise scaling at constant FoM in eq. (2) is instead achieved through reduction of the tank impedance R_T , while keeping the oscillation swing A_0 constant [25]. L(f) is linearly proportional to R_T , thus if the impedance is reduced by a factor N, phase noise is scaled down by N. On the other hand, since $A_0 \sim R_T I_{DC}$, the DC current has to be increased by N in order to keep the oscillation swing constant. As a result, noise and power can be efficiently traded.

To lower R_T at constant Q, reactive components values have to be scaled down, as in Fig. 6, where an auxiliary LC tank is connected through switches to the main core. An additional cross-coupled pair is also placed in parallel with the auxiliary tank, in order to keep A_0 and the loop gain constant. When the switches are turned on, the tank impedance is halved and phase noise is reduced by 3 dB. The idea can be extended to multiple oscillators. In the proposed noise-adjustable oscillator [11], depicted in Fig. 2, single, double and quad-core configurations are possible, leading to 3dB and 6dB phase noise improvement respectively. It is worth noticing that in this way we can also realize low tank impedance without sacrificing Q. On the contrary, a spiral inductor in a singlecore VCO would suffer from a Q penalty when reducing inductance, due to both magnetic coupling between the two halves of the inductor and interconnection parasitic resistance [25], [26]. Multi-core LC VCOs employing parallel coupling for noise reduction were presented before, although without noise-scaling capability. Both dual- and quad-core configurations, employing resistive [25], capacitive [27], magnetic [28] and active [29] coupling, were demonstrated at RF frequencies. At mm-Wave, a magnetically-coupled 50GHz oscillator array was presented [30]. Noise tunability through parallel oscillator coupling was also included in a 0.25-4GHz digital PLL presented in [31], where three inverter-based ring oscillators are connected through switches.

In switch-coupled multi-core LC VCOs, exploited in this work, the *on* resistance of the switches has to be carefully selected in order to allow phase-noise reduction without penalizing the tuning range, especially at mm-Waves. Indeed, mismatches between the oscillator tanks lead to a phase-noise penalty that can be minimized by selecting a low coupling resistance. On the other hand, this requires large switches, resulting in capacitive parasitics and tuning-range reduction. Furthermore, the switch capacitance changes between *on* and *off* states, resulting in a shift of the central frequency from single to quad-core configuration. As a result, the effective tuning range where all the configurations overlap in frequency is reduced further. To gain more insight in the noise degradation phenomenon and derive reliable design choices, we develop a model to describe the behavior of the resistively-coupled multi-core oscillator in presence of component mismatches.

B) EFFECT OF COMPONENT MISMATCHES

Literature on in-phase passively-coupled oscillator systems is scarce and fragmentary. In the 90s, York et al. [32], [33] studied arrays of coupled discrete microwave oscillators in presence of resonance frequency mismatch. However, their analysis is based on the assumption of weak coupling between oscillators, only considering phase dynamics. Conversely, in resistively-coupled oscillators coupling can be strong and, as will be shown in the following, amplitude dynamics plays a key role in describing the system behavior. A recent linear time-invariant (LTI) analysis of in-phase resistively coupled oscillators is provided in [25], where authors show how a non-zero coupling resistance sets a finite bandwidth BW_C to the coupling transfer function between

8

oscillators. As a consequence, phase noise is only scaled down up to an offset BW_C from the carrier. Although this effect has to be taken into account, in our case it is a second-order limitation when compared to another effect, namely noise degradation in presence of oscillation frequency mismatch. A linear time-variant (LTV) model taking it into account is developed here.

A dual-core single-ended oscillator system, as shown in Fig. 7, is considered first. When the resonance frequencies f_{01} and f_{02} of the two LC tanks are the same, the oscillators are in phase at steady state, and no signal current flows in the coupling path. The oscillation amplitude is $A_0 = \eta_I I_{DC} R_T$ and the circuit behavior is independent of the coupling resistance R_C . If a mismatch $\Delta f_0 = f_{01} - f_{02}$ is present, the two oscillators may still be frequency-locked, and oscillate at a frequency f_{0sc} between f_{01} and f_{02} . Both oscillators work off-resonance, meaning that $\angle Y_T \neq 0$, where Y_T is the tank admittance given by

$$Y_T = \frac{1}{R_T} + j \frac{Q}{R_T} \left(\frac{f_{osc}}{f_0} - \frac{f_0}{f_{osc}} \right) \cong \frac{1}{R_T} + j \frac{2Q}{R_T} \frac{f_{osc} - f_0}{f_0}$$
(4)

where the approximation holds provided $\delta f = f_{osc} - f_0 \ll f_0$. As a result, the tank voltage V_T and the tank current I_T are phase shifted, as shown in Fig. 8. The tank current in turn is the sum of two components. The first is the current provided by the transconductor $I_{Gm} = \eta_I I_{DC}$, which is in phase with V_T . The second is the coupling current I_C , given by $(V_{T2} - V_{T1})/R_C$. As shown in Fig. 8, $I_C \neq$ 0 requires a non-null phase shift θ between the tank voltages V_{TI} and V_{T2} .

The steady state under locking condition can be found by setting $I_T = I_{Gm} + I_C$ and $I_T = Y_T V_T$ for both tanks. Solutions for magnitude and phase, reported in Appendix A, yield:

$$f_{osc} = (f_{01} + f_{02})/2 \tag{5}$$

$$\theta = \sin^{-1}(K \cdot r) \tag{6}$$

$$|V_{T1}| = |V_{T2}| = aA_0 \quad a = \left[1 + \frac{1}{r} - \frac{\sqrt{1 - (K \cdot r)^2}}{r}\right]^{-1}$$
(7)

where $r=R_C/R_T$ and $K=Q(\Delta f_0/f_0)$. $Q_1\cong Q_2=Q$ and $\Delta f_0 \ll f_0$ were assumed. Solutions exist provided 9

the following condition is satisfied:

$$\Delta f_0 < \Delta f_{0,max} = \frac{f_0}{Qr} \tag{8}$$

According to eq. (6, 7), a resonance frequency mismatch between the cores causes a reduction of the oscillation swing and a phase difference between the oscillator voltage waveforms. Both effects depend on R_C/R_T, and become negligible for R_C<<R_T. The circuit in Fig. 7 was simulated in Cadence Virtuoso introducing a difference between the two tank inductances, at constant Q, to force a resonance mismatch Δf_0 . Simulation results are compared with values from eq. (6, 7) in Fig. 9 for 2%, 4% and 6% frequency mismatch, showing very good agreement. Fig. 10 shows locking range and oscillation swing reduction as a result of eq. (8) and (7), for different values of tank quality factor. Higher Q leads to lower locking range and higher swing drop, at given R_C/R_T. Amplitude reduction and phase shift both lead to a phase noise penalty. The effect of the amplitude reduction, leading to a phase noise penalty proportional to $1/a^2$, is evident from eq. (2). To take into account the effect of phase shift, the phase noise contributions from both tank resistance and cross-coupled pair were calculated for the dual-core oscillator in Fig. 7, following the approach presented in [34] and [21]. Detailed calculations are provided in Appendix B. It is found out that the phase shift among oscillators affects the Impulse Sensitivity Function [35] and yields an additional phase noise penalty approximately proportional to 1/a.

Combining the two effects leads to the following expression for the dual-core phase noise L2core

$$L_{2Core}(f) \cong L_{1Core}(f) - 3dB - 30\log a = L_{2Core,Ideal}(f) - 30\log a$$
(9)

Eq. (9) is compared with simulations in Fig. 11, where the phase noise penalty vs R_C/R_T with 2% and 4% mismatch respectively is plotted, with very good agreement. The analysis can be extended to differential oscillators, where *r* is still the ratio between the coupling resistance and the single-ended tank resistance. Simulations also show a $1/f^3$ noise penalty, as in the case of QVCOs [36]. This penalty rises with tank mismatch but becomes negligible as well for low R_C/R_T values.

10

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/JSSC.2017.2697442

The dual-core model allows to gain useful insight to analyze N-core systems, where each core is connected to more than one oscillator. As shown in Fig. 12, the current $I_{C,n}$ required to shift the oscillation frequency of the n-th tank from resonance is provided by the adjacent cores and satisfies

$$I_{C,n} = I_{T,n} - I_{Gm,n} = Y_{T,n} V_{T,n} - I_{Gm,n} \approx \left[\frac{1}{R_T} + j \frac{2Q}{R_T} \frac{\delta f_n}{f_{0,n}}\right] A - I_{Gm,n}$$
(10)

where $\delta f_n = f_{osc} - f_{0,n}$ and $f_{0,n}$ is the resonance frequency of the n-th tank. For simplicity, it was arbitrarily assumed that the tank voltage waveform $V_{T,n} = A$ is purely real. Expressing $A = aA_0 = aI_{Gm,n}R_T$, eq. (10) can be simplified as

$$I_{C,n} = \frac{A_0}{R_T} \left[(a-1) + ja2Q \frac{\delta f_n}{f_{0,n}} \right]$$
(11)

Now, we consider for simplicity the case of the oscillator being far from the locking-range limit, namely $a \approx 1$. Thus, the coupling current required by the n-th tank can be approximated as

$$I_{C,n} \approx j \frac{A_0}{R_T} 2Q \frac{\delta f_{0,n}}{f_{0,n}}$$
 (12)

Therefore, each oscillator behaves as a current source which sinks or injects a current proportional to the mismatch between its resonance frequency and the overall oscillation frequency of the system. KCL implies $\sum_{n} I_{C,n} = 0$, from which $f_{osc} = [\sum_{n} f_{0,n}]/N$ easily follows. Therefore, the oscillation frequency does not depend on the interconnection topology.

The coupling currents $I_{C,n}$ are distributed in the branches of the interconnection network. The current $I_{B,i}$ flows in the i-th branch if the two cores connected by the branch experience a phase shift θ_i with respect to each other. This can be calculated inverting eq. (A5), yielding

$$\theta_i = \sin^{-1} \left[\frac{R_{C,i} |I_{B,i}|}{A} \right] \approx \frac{R_{C,i} |I_{B,i}|}{A}$$
(13)

where the approximation holds for small θ_i . Eq. (12) and (13) provide useful insights to compare different interconnection strategies in N-core oscillators to minimize phase shifts. Indeed,

simulations show how minimizing the worst-case phase shift in the system leads to improved locking range and lower phase noise penalty. In Fig. 13, three different interconnection networks for the quad-core oscillator (i.e. nearest-neighbor chain coupling, nearest-neighbor ring coupling, and global coupling) are compared¹. Each core is modeled as a current source, whose current $I_{C,n}$ is calculated through eq. (12). The currents $I_{B,i}$ flowing in the branches of the interconnection network are derived using simple circuit analysis. Finally, according to eq. (13), the phase shift between two adjacent cores is proportional to the voltage drop across the resistor connecting them. Resonance frequency mismatch distributions leading to worst-case phase shifts are shown in Fig. 13. The chain topology leads to 2x phase shift in the central connection with respect to the ring, and it is therefore less robust. The global connection network leads to a slight improvement in worst-case phase shifts compared to the ring topology, at expense of increased complexity. Phase shift, locking range and phase noise results have been verified through circuit simulations.

Finally, it is interesting to notice that the worst-case configuration for ring coupling in Fig. 13b corresponds to two identical mismatched dual-core systems coupled together [11]. Therefore, amplitude and noise penalty in the quad-core ring-coupled system can still be described by eq. (7) and (9).

IV – CIRCUIT DESIGN

In the proposed 20GHz multi-core VCO, a ring quad-core topology as in Fig. 13b was employed as a compromise between reduced phase shifts and low complexity. When designing the circuit, 5% worst-case tank components mismatch, leading to ~2.5% relative frequency mismatch, was considered. This captures both process-dependent mismatches and systematic differences due to layout asymmetries. Simulated phase noise penalty is plotted versus size of the coupling switches

¹ For fair comparison, since in the network in Fig. 13c each core has three connections instead of two, coupling resistances have been increased by 50% with respect to Fig. 13a and b, assuming interconnection switch width is reduced so as to keep the same capacitive parasitics.

in Fig. 14, together with the tuning-range degradation due to switch capacitive parasitics. A $40\mu m$ wide switch can keep the worst-case noise penalty below ~0.8dB. Wider switches show only a slight reduction of noise penalty, but they significantly impact on tuning range.

Each VCO core is based on a class-B topology with tail filter [37], which allows maximum swing, and phase noise levels close to the theoretical limit [38], [39]. Introducing mm-Wave tail filters in the quad-core oscillator presents some implementation issues. A convenient layout for the quad-core system is depicted in Fig. 15. The centrosymmetric arrangement allows minimizing interconnection length, reducing footprint, and achieving maximum symmetry. On the other hand, there is no space in the middle for tail filters.

A first solution, adopted in [11], is flipping the tail inductor on top of the capacitor bank, as shown in Fig. 16. The inductor resonates at $2f_{osc}$ with the parasitic source capacitance of the cross-coupled pair and a ~100fF tunable capacitor bank. However, this implementation presents two main drawbacks. First, the symmetric tail inductor forms a shorted loop which magnetically couples with the tank inductor on the fundamental harmonic, reducing the tank's quality factor by ~10%. Second, the ground return inductance L_{GND} , which is hard to model and located close to the oscillator because of layout constraints, can couple with the VCO inductors and generate additional unwanted resonances, that can detune the tail resonator.

A better solution, implemented in a new test chip, is shown in Fig. 17. Instead of using an LCshunt resonator, a ~250pH inductor is introduced between the VCO tail node and the current source. Resonating with capacitive parasitics at the tail node at ~3f_{osc}, its impedance at the IIharmonic frequency is still mostly inductive. At 40 GHz, its impedance $|Z_{LTail}| \approx 100\Omega$ is high enough to provide common-mode degeneration to the cross-coupled pair. The tail inductor also acts as an escape path from the center of the quad-core structure, where the cross-coupled pair is, to the outer region. The current source is hence located close to the tank inductor's center tap, minimizing the ground return inductance. In addition, the tail inductor is a straight strip lying in

13

the middle of the tank inductor, thus not degrading the tank's quality factor.

Simulated phase noise is plotted for LC oscillators with different impedance conditions on the tail node, assuming an ideal current source, in Fig. 18^2 . A big capacitor C_{SH} in parallel with the current source lowers the tail common-mode impedance (b), resulting in ~8dB $1/f^2$ noise penalty due to loading of the tank when transistors enter triode operation [37]. Both an LC shunt filter (c) or a tail inductor (d) restore a high-impedance condition on the tail node, resulting in a $1/f^2$ noise performance close to the ideal case (a). Considering further non-idealities and coupling effects cited above, the inductive tail filter as in Fig. 17 is more convenient in high-frequency multi-core VCOs. The LC shunt filter leads to lower flicker noise corner, although this effect is narrow-band and highly sensitive to precise frequency alignment [40], [41].

In both prototypes, frequency control is performed through a 5bit switched-capacitor bank, and a small varactor for fine tuning. The tank inductance is ~300pH, and the tank's quality factor $Q \approx 20$. Thin-oxide CMOS transistors were used for crossed-coupled pairs and tail current sources, while thick-oxide pMOS transistors are employed as coupling switches. The single-ended voltage waveform in optimal operation conditions is a sinusoid with amplitude ~0.9V_{DD},0-pk. Reliability issues due to time-dependent dielectric breakdown were checked using the technique and data reported in [26], [42], resulting in >10 years lifetime at 0.01% failure rate at 125 °C. The current waveform flowing in the cross-coupled pair is close to a square wave. Therefore, transistors are mostly turned off when the drain voltage swings above supply V_{DD}, and hot carrier injection is not expected to lead to significant performance degradation over time [42].

The VCO is followed by a frequency quadrupler, shown in Fig. 19, to generate the E-Band LO

 $^{^2}$ In all the simulations in Fig. 18, a purely single-ended tank capacitance was considered. Simulations show that a floating differential tank capacitance can lead to a slight phase noise improvement for both the resonant and inductive tail oscillator. In particular, flicker noise upconversion for an inductive-tail VCO with only (or mostly) differential tank capacitance is significantly lower than in the case depicted in Fig. 18. However, this is a rather unlikely case in high-frequency oscillators, where a significant portion of the tank capacitance is due to layout and transistor parasitics, which are mostly inherently single-ended.

signal. The multiplier is a chain of two push-push frequency doublers. Transformer-coupled resonators are used as interstage and output networks, for bandwidth enhancement and single-ended-to-differential conversion. Details on the quadrupler design are reported in [43].

V – MEASUREMENTS

Prototypes were fabricated in a 55nm BiCMOS process by STMicroelectronics. The chip is shown in Fig. 20. Independent test structures for VCO and multipliers, not shown in the picture, were also realized. The core area is $830x720 \ \mu\text{m}^2$. The VCO draws 9 mA, 18 mA and 36 mA from 1.2V supply in single, dual and quad-core mode respectively, while the frequency quadrupler consumes 7 mW. The E-Band output is fed to an on-chip mixer and downconverted to ~15 GHz for measurement purposes, as shown in Fig. 21. A 55-70GHz tone from an external signal generator is used for downconversion. The 15GHz output is amplified by a buffer and fed to an external frequency divider-by-four, which is connected to a spectrum analyzer.

Measurements shown in this paper were performed on the chip with inductive tail filter as in Fig. 17. As shown in Fig. 22, this design achieves ~2dB lower phase noise at 1 MHz than prototype in [11], shown in Fig. 16, over the whole frequency range.

Phase noise spectra at the divider output, with VCO working at center frequency in single, dual and quad-core configuration are shown in Fig. 23. Significant noise reduction resulting from multicore operation is verified. Spot phase noise at 1MHz offset from the carrier over the tuning range, after divider de-embedding, is shown in Fig. 24. The VCO tuning range is 15%, and noise performance varies by ~2dB over oscillation frequency. On average, the circuit achieves -101dBc/Hz phase noise at 1MHz offset in single-core mode and -107 dBc/Hz in quad-core mode. Proper coupling-switch sizing results in nearly-ideal 3dB and 6dB noise reduction in dual- and quad-core operation over the tuning range, while using the same frequency tuning control for all the cores. The FoM, including power consumption of the multiplier, is plotted in Fig. 25a over the tuning range. Since the multiplier power is selected independently of VCO setting for noise

15

scaling, the FoM is slightly better in quad-core configuration, where the quadrupler consumption is a smaller fraction of the total. Subtracting the multiplier power consumption from the FoM calculation, the VCO FoM has comparable values for single, dual and quad-core configurations, as shown in Fig. 25b.

The frequency quadrupler was also tested stand-alone, using an external signal generator as input. It achieves 27% bandwidth around 74 GHz, with ~8dB conversion loss and negligible phase-noise degradation. A complete measurement overview is reported in [43]. Adding a buffer stage to compensate the multiplier losses is expected to rise the synthesizer power consumption by ~10 mW, resulting in a FoM penalty of 2 dB and 1 dB in single and quad-mode respectively

As shown in Fig. 26, each VCO core has an independent control of the resonance frequency, such that a mismatch can be forced to provide experimental verification of results in section III.B. The coupling-switch width can also be changed between 20 μ m and 40 μ m, thus varying the coupling resistance. The measured phase-noise penalty in the dual-core VCO is plotted versus frequency mismatch in Fig. 27. For both 20 μ m and 40 μ m wide switch, measured data match the model very well. Furthermore, as predicted by eq. (8), when the switch width W_{SW} is doubled the locking range is increased by ~2. Mismatch tests were performed at both minimum and maximum oscillation frequency, showing consistent results. Finally, noise penalty versus frequency mismatch in quad-core configuration, using the worst-case configuration in Fig. 13b, is plotted in Fig. 28. Measurements confirm that the worst-case noise penalty for a ring-coupled quad-core VCO is comparable to the one of a dual-core system.

Table I reports comparison with state of the art. Phase-noise performance reported in literature has been normalized at 1MHz offset from 80GHz carrier. Mm-Wave synthesizers displaying phase noise below or close to -100dBc/Hz are reported. The proposed circuit achieves the lowest equivalent phase noise at 80 GHz, with very competitive FoM and FoM_T. Moreover, the circuit features noise scaling up to 6 dB, with only 1.5dB FoM variation.

VI - CONCLUSIONS

A 20GHz quad-core VCO followed by a frequency quadrupler for E-Band frequency generation in 55nm BiCMOS is presented. The system achieves very-low-noise performance at mm-Waves and meets requirements for E-Band 64QAM communications with 4-5dB margin, enough to guarantee negligible SNR degradation over process corners. The proposed multi-core VCO allows power-efficient noise scaling, a useful feature in adaptive-modulation wireless links.

Multi-core VCOs were studied in depth, developing an analytical model to understand and predict the effect of component mismatch on phase-noise performance. The model also provides useful insights on how to compare different interconnection strategies in resistively-coupled oscillators. The proposed design is scalable to even larger oscillator arrays, leading to 3dB phase-noise improvement every 2x increase in the number of cores, at expense of additional area consumption and complexity.

ACKNOWLEDGEMENT

This work has been carried on in collaboration with STMicroelectronics, and has received funding from the European Union 7th Framework Programme (FP7/2007-2013) under grant 619563 (MiWaveS). Authors are grateful to Dr. Andrea Pallotta from STMicroelectronics for supporting the project and for the many fruitful discussions.

APPENDIX A

In this appendix, equations (5-8) are derived. Referring to Fig. 8 and assuming $Q_1 \cong Q_2 = Q$ and $|I_{Gm1}| = |I_{Gm2}| = |I_{Gm2}|$, the following equations link the LC-tank voltages and currents:

$$I_{T1} = I_{Gm1} + I_C = V_{T1}Y_{T1} \tag{A1}$$

$$I_{T2} = I_{Gm2} - I_C = V_{T2} Y_{T2} \tag{A2}$$

where Y_T is given by eq. (4) and $I_C = (V_{T2} - V_{T1})/R_C$. Two conditions follow from eq. (A1) and (A2):

$$\angle Y_{T1} = -\angle Y_{T2} \tag{A3}$$

17

$$|V_{T1}Y_{T1}| = |V_{T2}Y_{T2}| \tag{A4}$$

Eq. (A3) and (4) yield $\delta f_1 = -\delta f_2$, leading to eq. (5). This result proves that the oscillation frequency, and therefore $\angle Y_T$, does not depend on the coupling resistance. Also, combining eq. (A4), (4) and (5) we obtain $|V_{T1}| = |V_{T2}| = A$, as in eq. (7).

Choosing the tank voltage phases such that $V_{T1} = A$ and $V_{T2} = Ae^{j\theta}$, the coupling current is

$$I_C = 2\frac{A}{R_C} \sin\left(\frac{\theta}{2}\right) e^{j\left(\frac{\pi}{2} + \frac{\theta}{2}\right)}$$
(A5)

Replacing eq. (A5) in eq. (A1), and solving eq. (A1) for magnitude and phase yields:

$$\frac{\sin\theta}{\frac{r}{a} - 1 + \cos\theta} = K \tag{A6}$$

$$\left[\frac{1}{a} + \frac{\cos\theta - 1}{r}\right]^2 + \left[\frac{\sin\theta}{r}\right]^2 = 1 + K^2 \tag{A7}$$

where $K = Q(\Delta f/f_0)$, $r = R_C/R_T$ and $a = A/A_0$. The system can be solved analytically, leading to eq. (6) and (7) for θ and a. Solutions are found provided $r \le 1/|K|$, from which eq. (8) follows.

APPENDIX B

In this appendix, the phase noise expression in eq. (9) is derived. First, we derive expressions for the tank ISF, following the approach proposed in [34] for a QVCO, based on Kärtner's phase noise theory [44]. State variables in the dual-core oscillator of Fig. 7 are capacitor voltages $V_{C1,2}$ and inductor currents $I_{L1,2}$. We define $V_{C1,2-0}$ and $I_{L1,2-0}$ the corresponding variables at steady state. The oscillator is described by the following set of differential equations:

$$\dot{V}_{C1} = \frac{1}{C_1} \left[-\frac{V_{C1}}{R_1} + I_{Gm1}(V_{C1}) \right] - \frac{I_{L1}}{C_1} + \frac{1}{C_1} \left[\frac{V_{C2} - V_{C1}}{R_C} \right]$$
(B1)

$$\dot{I}_{L1} = \frac{1}{L_1} V_{C1} \tag{B2}$$

$$\dot{V}_{C1} = \frac{1}{C_2} \left[-\frac{V_{C2}}{R_2} + I_{Gm2}(V_{C2}) \right] - \frac{I_{L2}}{C_2} - \frac{1}{C_2} \left[\frac{V_{C2} - V_{C1}}{R_C} \right]$$
(B3)

1	0
1	C

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/JSSC.2017.2697442

$$\dot{I}_{L2} = \frac{1}{L_2} V_{C2} \tag{B4}$$

At steady state, tank voltages V_{C1-0} and V_{C2-0} can be derived from eq. (5-7), yielding

$$V_{C1-0} = aA_0 \sin(\omega_{osc}t) \tag{B5}$$

$$V_{C2-0} = aA_0 \sin(\omega_{osc}t + \theta)$$
(B6)

where $\omega_{osc} = 2\pi f_{osc}$, whereas currents I_{L1-0} and I_{L2-0} can be calculated by integrating eq. (B2) and (B4). Next, we derive from simulations the following guess solutions for the ISF on the two tanks:

$$\Gamma_1 = B\cos(\omega_{osc}t + \psi) \tag{B7}$$

$$\Gamma_2 = B\cos(\omega_{osc}t + \theta - \psi) \tag{B8}$$

where *B* and ψ are unknown terms varying with mismatch and coupling resistance³. Following [34], replacing the QVCO expressions for state variables and ISF with eq. (B1-B8), it is verified that eq. (B7, B8) solve Kärtner's equations, and the following solutions for B and ψ are derived:

$$\psi = \tan^{-1} \left[\frac{2K}{1 + \frac{1}{r} + \frac{\sqrt{1 - (Kr)^2}}{r}} \right]$$
(B9)

$$B = \frac{1}{2\cos\psi} \tag{B10}$$

As verified in Fig. B1, results agree very well with circuit simulations. Eq. (B7-B10) show that in a resistively-coupled dual-core oscillator the ISF is no more in quadrature with the tank voltage in presence of mismatches. Following [35], the *i*-th tank resistor contribution to phase noise, usually referred to as effective noise, is calculated as

$$N_{L,R} = \frac{1}{T_0} \int_0^{T_0} i_{n,i}^2 \Gamma_i^2 dt = \frac{kT}{R_T} \frac{1}{2(\cos\psi)^2} \approx \frac{kT}{R_T} \frac{1}{2a}$$
(B11)

³ It is interesting to notice from eq. (B7, B8) that, unlike in QVCOs, the ISFs of the two tanks in a frequencymismatched resistively-coupled dual-core oscillator experience opposite-polarity phase shifts with respect to the tank voltage waveform. It is also verified that ISFs with equal phase shift for both tanks, like the ones derived for QVCOs in {Formatting Citation}, do not solve Kärtner's equations for the system we are considering.

where we assumed $R_1 \approx R_2 = R_T$ and $(\cos \psi)^2 \approx a$ as follows from eq. (B9) assuming $\Delta f/f \ll 1$. Calculation of the phase-noise contribution of the transconductor is more involved, since the timevariant transconductance $G_m(t)$ yields a cyclo-stationary noise power spectral density (PSD) $i_{n,Gm}^2$. Following [21] and considering a generic periodic current waveform $I_{Gm} = \sum_n I_n \cos(n\omega_{osc}t + \phi_n)$ flowing in each transconductor, the noise PSD can be calculated as

$$i_{n,Gm}^{2} = 4kT\gamma G_{m}(t) = 4kT\gamma \frac{\partial I_{Gm}}{\partial V_{T}} = 4kT\gamma \frac{\sum_{n} nI_{n} \cos(n\omega_{osc}t + \phi_{n})}{aA_{0} \cos(\omega_{osc}t)}$$
(B12)

We may now calculate $N_{L,Gm1}$ for tank 1 replacing eq. (B12) in the integral of eq. (B11), yielding

$$N_{L,Gm1} = \frac{4kT\gamma}{4(\cos\psi)^2} \frac{1}{T_0} \int_0^{T_0} \frac{\sum_n nI_n \cos(n\omega_{osc}t + \phi_n)}{aA_0 \cos(\omega_{osc}t)} [\cos(\omega_{osc}t + \psi)]^2 dt$$
(B13)

Assuming the fundamental harmonic of I_{Gm} is in phase with V_T , i.e. $\phi_1 = 0$, after trigonometric expansion and integration eq. (B13) can be rewritten as

$$N_{L,Gm1} = \frac{4kT\gamma}{4(\cos\psi)^2} \left\{ \frac{I_1}{2aA_0} [(\cos\psi)^2 - (\sin\psi)^2] + (\sin\psi)^2 \frac{1}{T_0} \int_0^{T_0} G_m(t) dt \right\}$$
(B14)

Assuming hard-switching transconductors, I_{Gm} is a square wave, i.e. the transconductor is on only during zero crossings, and $G_m(\varphi)$ can be written as [34]:

$$G_{m,HardSwitch} = \frac{\pi}{2} \frac{I_1}{aA_0} \left[\delta(\varphi) + \delta\left(\varphi - \frac{\pi}{2}\right) \right]$$
(B15)

Replacing eq. (B15) in the integral in eq. (B14) yields

$$N_{L,Gm1,HardSwitch} = \frac{4kT\gamma}{4(\cos\psi)^2} \frac{I_1}{2aA_0} (\cos\psi)^2 = \frac{kT\gamma}{2} \frac{I_1}{aA_0} = \frac{kT}{R_T} \frac{\gamma}{2a}$$
(B16)

The ratio between noise contribution of transconductor and tank is therefore given by

$$\frac{N_{L,Gm}}{N_{L,R}} = \gamma \frac{(\cos \psi)^2}{a} \approx \gamma$$
(B17)

The phase noise of the dual-core oscillator, neglecting the contribution from biasing components

well rejected by the tail filter, can now be calculated as [35]

$$L(f) = 10 \log \left[\frac{2(N_{L,R} + N_{L,Gm})}{2\omega_{osc}^2 A^2 C_T^2} \right] = 10 \log \left[\frac{1}{2} \frac{4kTR_T}{A_0^2} \left(\frac{f_{osc}}{2Qf} \right)^2 \frac{1}{a^3} (1+\gamma) \right]$$
(B18)

from which eq. (9) follows.



Fig. 1 Proposed E-Band frequency synthesizer architecture.



Fig. 2 Proposed multi-core VCO.



Fig. 3 BER curves for QPSK, 16QAM and 64QAM according to eq. (1).



Fig. 5 Simulated SNR_{LO}/SNR_{DET} versus VCO phase noise at 1MHz offset for different M-QAM modulations, assuming a narrowband PLL, a II-order phase-tracking loop with BW_{TL} =750kHz and SNR_{DET} equal to the minimum requirement for 10⁻⁶ BER with the corresponding modulation.



Fig. 6 Schematic of a dual-core noise-scalable VCO.



Fig. 7 Schematic of a dual-core resistively-coupled oscillator system.



Fig. 8 Voltage (grey) and current (black) phasors in the dual-core system.



Fig. 9 Phase shift between tank voltages (a) and amplitude reduction (b) in a dual-core resistively-coupled oscillator system with Q=20: comparison between eq. (6, 7) (solid lines) and circuit simulations (squares). Curves stop where the system loses locking.



Fig. 10 Calculated locking range (a) and oscillation amplitude reduction (b) in a dual-core resistively-coupled oscillator as a function of R_C/R_T for different values of tank quality factor. For figure (b), $\Delta f_0/f_0 = 4\%$ was assumed, and curves stop where the system loses locking.



Fig. 11 $1/f^2$ phase noise penalty for a dual-core oscillator system with Q=20 in presence of mismatch and finite coupling resistance. Comparison between results from eq. (9) (solid lines) and circuit simulations (squares).



Fig. 12 Schematic of a portion of an N-core resistively-coupled oscillator system.

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/JSSC.2017.2697442



Fig. 13 Comparison between three different single-ended quad-core oscillator systems: nearestneighbor chain coupling (a), nearest-neighbor ring coupling (b) and global coupling (c). In each case, coupling currents are shown for the worst-case resonance frequency mismatch distribution,

i.e. the one leading to the highest phase shifts. Phase shifts between voltage waveforms of neighboring cores, calculated through eq. (13), are shown in the grey squares, assuming θ is the phase shift resulting from a current of amplitude I_C flowing in a resistance R_C.



Fig. 14 Simulated phase noise penalty (black solid curves) and tuning range (grey dashed curve) of the quad-core 20GHz oscillator when varying the coupling switch width.

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/JSSC.2017.2697442



Fig. 15 Centrosymmetric layout sketch of the quad-core oscillator, without tail filters.



Fig. 16 Layout of the resonant tail filter VCO as implemented in [11] (a) and related oscillator schematic (b).



Fig. 17 Layout of the inductive tail filter implemented in the new prototype (a) and related oscillator schematic (b).



Fig. 18 Simulated phase noise spectrum for different LC oscillators at 20GHz f_{osc} : comparison between an oscillator with ideal current source with infinite output impedance (a), current source with a shunt capacitance $C_{SH} = 10pF$ setting a low impedance condition on the tail (b), LC shunt tail filter with $L_{TAIL} = 100pH$, resonance frequency 40 GHz (including transistor parasitics) and

 $Q_{TAIL} = 10$ at 40 GHz (c) and inductive tail filter with $L_{TAIL,2} = 250$ pH and $Q_{LTAIL,2} = 15$ at 40 GHz. 5mA DC current and $Q_T = 20$ at 20 GHz was employed in all the simulations.



Fig. 19 Schematic of the frequency quadrupler.



Fig. 20 Chip micrograph.

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/JSSC.2017.2697442



Fig. 21 Measurement setup.



Fig. 22 Measured phase noise at 1MHz offset over the tuning range in single-core configuration: comparison between the first design with resonant tail filter as in Fig. 16 (grey) and the second design with inductive tail filter as in Fig. 17 (black).



Fig. 23 Measured phase noise spectra of the VCO and multiplier chain, after downconversion and frequency division by four, at center frequency in single, dual and quad-core configurations.



Fig. 24 Measured phase noise at 1MHz offset over the tuning range in single (squares), dual (circles) and quad (triangles) core configuration, after external frequency divider de-embedding.



Fig. 25 Measured FoM for the VCO + multiplier chain (a) and for the stand-alone VCO (b) over the tuning range in single, dual and quad-core configurations.



Fig. 26 Independent resonance-frequency control and coupling-switch width selection employed in the mismatch tests.



Fig. 27 Phase-noise penalty at 5MHz offset versus resonance frequency mismatch in the dualcore oscillator, for 20µm and 40µm wide coupling switches: comparison between measured data (grey squares) and calculated values through

eq. (9) (black line). Data stop where the system loses locking.



Fig. 28 Measured phase-noise penalty at 5MHz offset versus resonance frequency mismatch, for 20µm wide coupling switches: comparison between dual-core mode and quad-core mode. The worst-case mismatch distribution shown in Fig. 13b was used for the quad-core oscillator.



Fig. B1 Tank ISF fundamental-harmonic phase and magnitude in a resistively-coupled dual-core oscillator with $\Delta f/f_0=2\%$ and $Q_T=20$: comparison between eq. (B7, B9, B10) and circuit simulations.

	This work	This work	[12]	[13]	[14]	[10]	[45]	[46]
	(single)	(quad)						
Tech	BiCMOS	BiCMOS	BiCMOS	BiCMOS	BiCMOS	CMOS	CMOS	CMOS
	55nm	55nm	130nm	180nm	130nm	130nm	90nm	40nm
Fout [GHz]	80	80	62	52.5	92.7	53.6	57.6	60
Tuning Range	15%	15%	4.7%	26.5%	8.3%	16.8%	9%	25%
Phase Noise at	-100.5	-106.5	-106	-108	-102	-100.6	-102	-100
1MHz [dBc/Hz]								
Eq. Phase Noise°	-100.5	-106.5	-103.8	-104.3	-103.3	-97.1	-99.2	-97.5
at 1MHz from								
80GHz [dBc/Hz]								
Vdd [V]	1.2	1.2	3	3	3.3	1.2	0.6	0.7/1
Pdc [mW]	18	50	39	132	90	7.6	7.2	24
FoM [dBc/Hz]	-186	-187.5	-185.6	-181.2	-181.8	-186.3	-189	-181.5
FoM _T [dBc/Hz]	-189.5	-191	-179	-189.6	-180.2	-190.85	-188	-189.6
Output	Diff	Diff	SE	SE	Diff	Diff	Diff	Diff
Area [mm ²]	0.6	0.6	0.17	0.1*	0.05*	0.2	0.035	0.13

TABLE 1. PERFORMANCE OVERVIEW AND COMPARISON

° EqPhaseNoise=PhaseNoise@1MHz+20log10(80GHz/Fosc)

* Estimated from chip photograph

 $FoM = PhaseNoise - 20log_{10}(f_0/\Delta f) + 10log_{10}(Pdc/1mW)$

 $FoM_{T} = FoM + 20log_{10}(TR/10)$

REFERENCES

Cisco Systems, "Cisco Visual Networking Index: Forecast and Methodology, 2015-2020."
2016.

[2] C. Dehos, J. L. Gonzalez, A. De Domenico, D. Ktenas, and L. Dussopt, "Millimeter-wave access and backhauling: the solution to the exponential data traffic increase in 5G mobile communications systems?," *IEEE Commun. Mag.*, vol. 52, no. 9, pp. 88–95, 2014.

[3] V. Jungnickel, K. Manolakis, W. Zirwas, B. Panzner, V. Braun, M. Lossow, M. Sternad, R. Apelfrojd, and T. Svensson, "The role of small cells, coordinated multipoint, and massive MIMO in 5G," *IEEE Commun. Mag.*, vol. 52, no. 5, pp. 44–51, May 2014.

[4] S. Hur, T. Kim, D. J. Love, J. V. Krogmeier, T. A. Thomas, and A. Ghosh, "Millimeter Wave Beamforming for Wireless Backhaul and Access in Small Cell Networks," *IEEE Trans. Commun.*, vol. 61, no. 10, pp. 4391–4403, Oct. 2013.

[5] J. A. Zhang, W. Ni, J. Matthews, C.-K. Sung, X. Huang, H. Suzuki, and I. Collings, "Low latency integrated point-to-multipoint and e-band point-to-point backhaul for mobile small cells," in 2014 IEEE International Conference on Communications Workshops (ICC), 2014, pp. 592–597.

[6] S. Chia, M. Gasparroni, and P. Brick, "The next challenge for cellular networks: backhaul," *IEEE Microw. Mag.*, vol. 10, no. 5, pp. 54–66, Aug. 2009.

[7] European Telecommunications Standards Institute (ETSI), "ETSI EN 302 217 Standard (Fixed Radio Systems)." 2014.

[8] K. Okada, N. Li, K. Matsushita, K. Bunsen, R. Murakami, A. Musa, T. Sato, H. Asada, N. Takayama, S. Ito, W. Chaivipas, R. Minami, T. Yamaguchi, Y. Takeuchi, H. Yamagishi, M. Noda, and A. Matsuzawa, "A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2988–3004, Dec. 2011.

[9] A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, "A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2635–2649, Nov. 2011.

[10] A. H. Masnadi Shirazi, A. Nikpaik, R. Molavi, S. Lightbody, H. Djahanshahi, M. Taghivand, S. Mirabbasi, and S. Shekhar, "On the Design of mm-Wave Self-Mixing-VCO Architecture for High Tuning-Range and Low Phase Noise," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1210–1222, May 2016.

[11] L. Iotti, A. Mazzanti, and F. Svelto, "A multi-core VCO and a frequency quadrupler for E-Band adaptive-modulation links in 55nm BiCMOS," in *2016 IEEE European Solid-State Circuits Conference (ESSCIRC)*, 2016, pp. 373–376.

[12] Y. Sun and C. J. Scheytt, "A low-phase-noise 61 GHz push-push VCO with divider chain and buffer in SiGe BiCMOS for 122 GHz ISM applications," in *2012 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2012, pp. 79–82.

[13] T. Nakamura, T. Masuda, K. Washio, and H. Kondoh, "A Push-Push VCO With 13.9-GHz Wide Tuning Range Using Loop-Ground Transmission Line for Full-Band 60-GHz Transceiver," *IEEE J. Solid-State Circuits*, vol. 47, no. 6, pp. 1267–1277, Jun. 2012.

[14] S. Kang, J.-C. Chien, and A. M. Niknejad, "A 100GHz phase-locked loop in 0.13um SiGe BiCMOS process," in *2011 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2011, pp. 1–4.

[15] G. Proakis, *Digital Communications*, 4th ed. McGraw-Hill, 2000.

[16] A. Georgiadis, "Gain, Phase Imbalance, and Phase Noise Effects on Error Vector Magnitude," *IEEE Trans. Veh. Technol.*, vol. 53, no. 2, pp. 443–449, Mar. 2004.

[17] U. Mengali and A. D'Andrea, *Synchronization techniques for digital receivers*. Springer

Science & Business Media, 2013.

[18] K. Okada, K. Kondou, M. Miyahara, M. Shinagawa, H. Asada, R. Minami, T. Yamaguchi, A. Musa, Y. Tsukui, Y. Asakura, S. Tamonoki, H. Yamagishi, Y. Hino, T. Sato, H. Sakaguchi, N. Shimasaki, T. Ito, Y. Takeuchi, N. Li, Q. Bu, R. Murakami, K. Bunsen, K. Matsushita, M. Noda, and A. Matsuzawa, "Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver With Low-Power Analog and Digital Baseband Circuitry," *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 46–65, Jan. 2013.

[19] D. B. Leeson, "A simple model of feedback oscillator noise spectrum," *Proc. IEEE*, vol. 54, no. 2, pp. 329–330, 1966.

[20] J. J. Rael and A. Abidi, "Physical processes of phase noise in differential LC oscillators," in 2000 IEEE Custom Integrated Circuits Conference (CICC), 2000, pp. 569–572.

[21] A. Mazzanti and P. Andreani, "Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2716–2729, Dec. 2008.

[22] L. Fanori and P. Andreani, "Highly Efficient Class-C CMOS VCOs, Including a Comparison With Class-B VCOs," *IEEE J. Solid-State Circuits*, vol. 48, no. 7, pp. 1730–1740, Jul. 2013.

[23] P. Kinget, "Integrated GHz Voltage Controlled Oscillators," in *Analog Circuit Design*, Boston, MA: Springer US, 1999, pp. 353–381.

[24] F. Svelto and R. Castello, "A bond-wire inductor-MOS varactor VCO tunable from 1.8 to 2.4 GHz," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 1, pp. 403–407, 2002.

[25] S. A.-R. Ahmadi-Mehr, M. Tohidian, and R. B. Staszewski, "Analysis and Design of a Multi-Core Oscillator for Ultra-Low Phase Noise," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 63, no. 4, pp. 529–539, Apr. 2016.

[26] M. Babaie and R. B. Staszewski, "An Ultra-Low Phase Noise Class-F2 CMOS Oscillator With 191 dBc/Hz FoM and Long-Term Reliability," *IEEE J. Solid-State Circuits*, vol. 50, no. 3, pp. 679–692, Mar. 2015.

[27] D. Ghosh, S. S. Taylor, Y. Tan, and R. Gharpurey, "A 10 GHz low phase noise VCO employing current reuse and capacitive power combining," in *2010 IEEE Custom Integrated Circuits Conference (CICC)*, 2010, pp. 1–4.

[28] Z. Deng and A. M. Niknejad, "A 4-Port-Inductor-Based VCO Coupling Method for Phase Noise Reduction," *IEEE J. Solid-State Circuits*, vol. 46, no. 8, pp. 1772–1781, Aug. 2011.

[29] L. Romanò, V. Minerva, S. C. D'Oro, C. Samori, and M. Politi, "5-GHz in-phase coupled oscillators with 39% tuning range," in *2004 Custom Integrated Circuits Conference (CICC)*, 2004, pp. 269–272.

[30] F. Shirinfar, M. Nariman, T. Sowlati, M. Rofougaran, R. Rofougaran, and S. Pamarti, "A multichannel, multicore mm-Wave clustered VCO with phase noise, tuning range, and lifetime reliability enhancements," in *2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2013, pp. 235–238.

[31] T.-H. Tsai, M.-S. Yuan, C.-H. Chang, C.-C. Liao, C.-C. Li, and R. B. Staszewski, "A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0S," in 2015 *IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1–3.

[32] R. A. York, "Nonlinear analysis of phase relationships in quasi-optical oscillator arrays," *IEEE Trans. Microw. Theory Tech.*, vol. 41, no. 10, pp. 1799–1809, 1993.

[33] H.-C. Chang, X. Cao, U. K. Mishra, and R. A. York, "Phase noise in coupled oscillators: theory and experiment," *IEEE Trans. Microw. Theory Tech.*, vol. 45, no. 5, pp. 604–615, May 1997.

[34] P. Andreani, "A time-variant analysis of the 1/f² phase noise in CMOS parallel LC-tank quadrature oscillators," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 53, no. 8, pp. 1749–1760,

Aug. 2006.

[35] A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE J. Solid-State Circuits*, vol. 33, no. 2, pp. 179–194, 1998.

[36] A. Mazzanti and P. Andreani, "A Time-Variant Analysis of Fundamental 1/f³ Phase Noise in CMOS Parallel LC-Tank Quadrature Oscillators," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 56, no. 10, pp. 2173–2180, Oct. 2009.

[37] E. Hegazi, H. Sjoland, and A. Abidi, "A filtering technique to lower LC oscillator phase noise," *IEEE J. Solid-State Circuits*, vol. 36, no. 12, pp. 1921–1930, 2001.

[38] D. Murphy, H. Darabi, and H. Wu, "A VCO with implicit common-mode resonance," in 2015 IEEE International Solid-State Circuits Conference (ISSCC), 2015, pp. 1–3.

[39] M. Garampazzi, S. Dal Toso, A. Liscidini, D. Manstretta, P. M. Mendes, L. Romanò, and R. Castello, "An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators," *IEEE J. Solid-State Circuits*, vol. 49, no. 3, pp. 635–645, Mar. 2014.

[40] K. Hoshino, E. Hegazi, J. J. Rael, and A. Abidi, "A 1.5V, 1.7mA 700 MHz CMOS LC oscillator with no upconverted flicker noise," in 2001 IEEE European Solid-State Circuits Conference (ESSCIRC), 2001, pp. 337–340.

[41] M. Shahmohammadi, M. Babaie, and R. B. Staszewski, "A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators," *IEEE J. Solid-State Circuits*, vol. 51, no. 11, pp. 2610–2624, Nov. 2016.

[42] M. Babaie and R. B. Staszewski, "A study of RF oscillator reliability in nanoscale CMOS," in 2013 European Conference on Circuit Theory and Design (ECCTD), 2013, pp. 1–4.

[43] L. Iotti, A. Mazzanti, and F. Svelto, "A low-power 64-84GHz frequency quadrupler based on transformer-coupled resonators for E-Band backhaul applications," in 2016 IEEE 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), 2016, pp. 1–4.

[44] F. X. Kärtner, "Analysis of white and f^{α} noise in oscillators," *Int. J. Circuit Theory Appl.*, vol. 18, no. 5, pp. 485–519, Sep. 1990.

[45] L. Li, P. Reynaert, and M. Steyaert, "A colpitts LC VCO with Miller-capacitance gm enhancing and phase noise reduction techniques," in *2011 IEEE European Solid-State Circuits Conference (ESSCIRC)*, 2011, pp. 491–494.

[46] Z. Zong, M. Babaie, and R. B. Staszewski, "A 60 GHz Frequency Generator Based on a 20 GHz Oscillator and an Implicit Multiplier," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1261–1273, May 2016.

AUTHORS BIO



Lorenzo Iotti (S'15-M'17) was born in Milan (Italy) in 1989. He received the B.Sc. and M.Sc. in electrical engineering (both *summa cum laude*) from Università di Pavia, Italy, in 2011 and 2013 respectively. In 2017 he received the Ph.D. degree in electrical engineering from Università di Pavia, focusing on mm-wave integrated circuit design and high-performance frequency generation. In 2013 he was an intern at CEA Leti (Grenoble, France), working on silicon photonics high-speed electro-optical modulators. In 2015/2016, he spent a year as a visiting student researcher at BWRC (Berkeley Wireless Research Center, University of California Berkeley, USA), working on mm-wave CMOS IC design.

In 2017 he joined the University of California, Berkeley as a Postdoctoral Scholar at BWRC, where he is mostly involved in integrated transceiver design for massive MIMO and 5G applications. His research interests include RF/mm-wave analog and mixed-signal IC design, next-generation wireless communications and MIMO systems.



Andrea Mazzanti (S'02–M'09–SM'13) received the Laurea and Ph.D. degrees in electrical engineering from the Università di Modena and Reggio Emilia, Modena, Italy, in 2001 and 2005, respectively. During the summer of 2003, he was with Agere Systems, Allentown, PA as an Intern. From 2006 to 2009, he was Assistant Professor with the Università di Modena and Reggio Emilia. In January 2010, he joined the Università di Pavia where he is now Associate Professor. He has authored over 100 technical papers. His main research interests cover device modeling and IC design for high-speed communications, RF and millimeter-wave systems. Dr. Mazzanti has been a member of the Technical Program Committee of the IEEE Custom Integrated Circuit Conference (CICC) from 2008 to 2014, IEEE European Solid State

Circuits Conference (ESSCIRC) and IEEE International Solid State Circuits Conference (ISSCC) since 2014. He has been Associate Editor for the Transactions on Circuits and Systems-I from 2012 to 2015 and Guest Editor for special issues of the Journal of Solid State Circuits dedicated to CICC 2013-14 and ESSCIRC-2015.



Francesco Svelto received the Laurea and Ph.D. degrees in electrical engineering from Università di Pavia, Pavia, Italy, in 1991 and 1995, respectively.

During 1995–1997, he held an industry grant for research in RF CMOS. In 1997 he was appointed Assistant Professor at Università di Bergamo, and in 2000, he joined Università di Pavia, where he is now Professor and Vice-Rector for knowledge transfer. He has been technical advisor of RFDomus Inc., a start-up he cofounded in 2002 dedicated to highly integrated GPS receivers. After merging with Glonav Inc. (Ireland), RFDomus has been acquired by NXP Semiconductors in 2007. Since 2006 he has been the Director of a Scientific Laboratory, joint between Università di Pavia and STMicrolectronics, dedicated to research in Microelectronics, with

emphasis to mm-wave systems for wireless communications, high-speed serial links and ultrasound electronics for medical diagnostic.

Dr. Svelto has been a Member of the technical program committee of the International Solid State Circuits Conference, the Custom Integrated Circuits Conference, and the Bipolar/BiCMOS Circuits Technology Meeting. He is presently a Member of the technical program committee of IEEE European Solid State Circuits Conference. He served as Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS (2003–2007), and as Guest Editor for a special issue on the same journal in March 2003. He is co-recipient of the IEEE JOURNAL OF SOLID-STATE CIRCUITS (2003–2007), he is Fellow of the International Institution for Electrical and Electronics Engineering and Solid State Circuits Society Distinguished lecturer.