Sfoglia per Autore
Mostrati risultati da 1 a 4 di 4
A comprehensive Verilog-A behavioral model of Spin-Transfer Torque memory cell
2016-01-01 Belay, YILKAL ANDUALEM; Cabrini, Alessandro; Torelli, Guido
Analysis of array biasing in crosspoint memories for leakage power minimization
2017-01-01 Belay, YILKAL ANDUALEM; Cabrini, Alessandro; Torelli, Guido
A variability-aware analysis and design guideline for write and read operations in crosspoint STT-MRAM arrays
2018-01-01 Belay, Y. A.; Cabrini, A.; Torelli, G.
Design, Modeling and Characterization of Circuits and Devices for Emerging Memories
2019-02-14 Belay, YILKAL ANDUALEM
| Titolo | Data di pubblicazione | Autore(i) | File |
|---|---|---|---|
| A comprehensive Verilog-A behavioral model of Spin-Transfer Torque memory cell | 1-gen-2016 | Belay, YILKAL ANDUALEM; Cabrini, Alessandro; Torelli, Guido | |
| Analysis of array biasing in crosspoint memories for leakage power minimization | 1-gen-2017 | Belay, YILKAL ANDUALEM; Cabrini, Alessandro; Torelli, Guido | |
| A variability-aware analysis and design guideline for write and read operations in crosspoint STT-MRAM arrays | 1-gen-2018 | Belay, Y. A.; Cabrini, A.; Torelli, G. | |
| Design, Modeling and Characterization of Circuits and Devices for Emerging Memories | 14-feb-2019 | Belay, YILKAL ANDUALEM |
Mostrati risultati da 1 a 4 di 4
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile