Clock circuit for reading a multilevel non volatile memory cells device