High-voltage driver circuit for the decoding phase in multilevel memory devices