Capacitive compensation circuit for adjusting row read voltage in semiconductor non volatile memory