General purpose rail-to-rail input circuit with constant behaviour for VLSI cell libraries