Design Optimization of Charge Preamplifiers With CMOS Processes in the 100 nm Gate Length Regime