Assessment of a Low-Power 65 nm CMOS Technology for Analog Front-End Design