A test structure for contact and via failure analysis in deep-submicrometer CMOS technologies