This paper deals with the gain scheduling feature for zero-phase-shift direct repetitive control (dRC) implemented in a FPGA system. Proposed control structure is intended to be used in ultra-low THD, fast transient response stand-alone generating applications. Moreover, implementation aspects of the dRC and gain scheduling algorithm are highlighted with reference to an industrial-grade μProcessor-FPGA control system and its graphical programming capabilities. © 2016 IEEE.
Scheda prodotto non validato
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo
Titolo: | Direct repetitive control with gain scheduling feature for stand-alone generating applications |
Autori: | ZANCHETTA, PERICLE (Corresponding) |
Data di pubblicazione: | 2016 |
Abstract: | This paper deals with the gain scheduling feature for zero-phase-shift direct repetitive control (dRC) implemented in a FPGA system. Proposed control structure is intended to be used in ultra-low THD, fast transient response stand-alone generating applications. Moreover, implementation aspects of the dRC and gain scheduling algorithm are highlighted with reference to an industrial-grade μProcessor-FPGA control system and its graphical programming capabilities. © 2016 IEEE. |
Handle: | http://hdl.handle.net/11571/1372828 |
ISBN: | 9781509034741 |
Appare nelle tipologie: | 4.1 Contributo in Atti di convegno |
File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.