Two mechanisms are responsible for second order intermodulation in CMOS down-converters: RF self-mixing and device non-linearity and mismatches. An intuitive model and analytical expressions are provided for both of them. A down-converter prototype, drawing 3.2 mA from a 1.8 V supply, part of a fully integrated 0.18 μm CMOS UMTS receiver front-end shows 66 dBm IIP2 and 16 dBm IIP3.
Analysis and optimization of IIP2 in CMOS direct down-converters
MANSTRETTA, DANILO;SVELTO, FRANCESCO
2002-01-01
Abstract
Two mechanisms are responsible for second order intermodulation in CMOS down-converters: RF self-mixing and device non-linearity and mismatches. An intuitive model and analytical expressions are provided for both of them. A down-converter prototype, drawing 3.2 mA from a 1.8 V supply, part of a fully integrated 0.18 μm CMOS UMTS receiver front-end shows 66 dBm IIP2 and 16 dBm IIP3.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
