Design and performance of analog circuits for DNW-MAPS in 100-nm-scale CMOS technology