An Integrated Reset/Pulse Pile-up Rejection Circuit for Pixel Readout ASIC's