A failure analysis test structure for deep sub-micron CMOS copper interconnect technologies